

Preliminary Information

AD7729

FEATURES

+2.7V to +5.5V Supply Voltage
 Baseband Serial Port (BSPORT)
 Differential IRx and QRx
 ADC Channels
 Two 15-Bit Sigma-Delta A/D Converters
 FIR Digital Filters
 60 dB SNR and THD
 Twos Complement Coding
 On-Chip Offset Calibration
 Power-Down Mode
 Auxiliary D/A Converter
 Auxiliary Serial Port (ASPORT)
 On-Chip Voltage Reference
 Low Power
 Multiple 3V/5V Operating Modes
 28-Pin TSSOP


GENERAL DESCRIPTION

This monolithic 3V/5V CMOS device is a low power, two-channel, input port with signal conditioning. The receive path is composed of two high performance sigma-delta ADCs with digital filtering. A common bandgap reference feeds the ADCs.

A control DAC is included for such functions as AFC. The auxiliary functions can be accessed via the auxiliary port (ASPORT).

This device is housed in a 28-pin TSSOP package.

Functional Block Diagram



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way; P.O. BOX 9106; Norwood, MA 02062-9106 U.S.A.
 Tel: 617/329-4700
 Telex: 174059
 Twx: 7101394-6577
 Cables: ANALOG NORWOOD MASS

Preliminary Information

AD7729 SPECIFICATIONS¹

(AVDD1 = AVDD2 = +3V \pm 10%; DVDD1 = DVDD2 = +3V \pm 10%; DGND = AGND = 0V, f_{CLK} = 13 MHz; T_A = T_{MIN} to T_{MAX} unless otherwise stated)

Parameter	AD 7729A	Units	Test Conditions/Comments
REFERENCE			
REFCAP			
Absolute Voltage, V_{REFCAP}	1.2 \pm 5%	V min/max	5VEN = 0
REFCAP TC	50	ppm/ $^{\circ}$ C typ	0.1 μ F capacitor required from REFCAP to AGND
REFOUT			
Absolute Voltage, V_{REFOUT}	1.2 \pm 10%	V min/max	5VEN = 0
REFOUT TC	50	ppm/ $^{\circ}$ C typ	0.1 μ F capacitor required from REFOUT to AGND
ADC CHANNEL SPECIFICATIONS			
Resolution	15	Bits	RxON = 1
ADC Signal Range	2V _{REFCAP}	Vpp	
V_{BIAS}	$V_{REFCAP}/2$ to (AVDD - $V_{REFCAP}/2$)	Volts	For both Positive and Negative Analog Inputs
Differential Signal Range	V_{REFCAP} to (AVDD - V_{REFCAP})	Volts	For Positive analog inputs; Negative analog inputs = V_{BIAS}
Single-Ended Signal Range	$V_{BIAS} \pm V_{REFCAP}/2$	Vmin/max	Differential
Input Sample Rate	$V_{BIAS} \pm V_{REFCAP}$	Vmin/max	Single-Ended
Output Word Rate	13	MSPS	
DC Accuracy	270.83	kH z	
Pre Calibration Offset Error	± 20	mV typ	
Post Calibration Offset Error	± 5	mV max	
Post Calibration Offset Error TC	50	μ V/ $^{\circ}$ C typ	TC = Temperature Coefficient
Input Resistance (dc)	1.23	M Ω typ	
Input Capacitance	10	pF typ	
Dynamic Specifications			
Dynamic Range	66	dB typ	Input Frequency = 67.7 kH z
Signal to (Noise + Distortion)	60	dB min	
Gain Error	± 1	dB max	Input Frequency = 67.7 kH z, w.r.t. 1.2 V
	± 0.5	dB max	Input Frequency = 67.7 kH z, w.r.t. V_{REFCAP}
Gain Match Between Channels	± 0.2	dB max	
Filter Settling Time	47	μ s typ	
Frequency Response			Does not include Input Anti-Alias RC Circuit
0 - 70 kH z	± 0.05	dB max/min	
85 kH z	-1	dB max	
96 kH z	-3.0	dB max	
135 kH z	-55	dB max	
>170 kH z	-55	dB max	
Absolute Group Delay	23	μ s typ	
Group Delay Between Channels (0 - 96 kH z)	5	ns typ	
Coding	Two's Complement		
AUXILIARY CONVERTER ^{2, 3}			AUXDAC5VEN = 0
Resolution	10	Bits	
Output Range			
Code 000	$2/32 \cdot V_{REFCAP}$	V	
Offset Error	± 50	mV max	
Code 3FF	2V _{REFCAP}	V	
Gain Error	-100	mV min	
	+400	mV max	
DC Accuracy			
Integral Nonlinearity	± 8	LSB max	
Differential Nonlinearity	± 4	LSB max	Guaranteed Monotonic to 8 Bits
Update Rate	540	kH z max	
Load Resistance	10	k Ω min	See Figure 1
Load Capacitance	50	pF max	See Figure 1
I_{SINK}	50	μ A typ	
Full Scale Settling Time	4	μ s typ	
LSB Settling Time	2	μ s typ	
Coding	Binary		

Preliminary Information

AD7729 SPECIFICATIONS¹

(AVDD1 = AVDD2 = +3V ± 10%; DVDD1 = DVDD2 = +3V ± 10%; DGND = AGND = 0V, f_{CLK} = 13 MHz; T_A = T_{MIN} to T_{MAX}, unless otherwise stated)

Parameter	AD7729A	Units	Test Conditions/Comments
LOGIC INPUTS			
V _{INH} , Input High Voltage	V _{DD} - 0.8	V min	
V _{INL} , Input Low Voltage	0.8	V max	
I _{IH} , Input Current	10	μA max	
C _{IN} , Input Capacitance	10	pF max	
LOGIC OUTPUTS			
V _{OH} , Output High Voltage	V _{DD} - 0.4	V min	I _{OUT} ≤ 100 μA I _{OUT} ≤ 100 μA
V _{OL} , Output Low Voltage	0.4	V max	
I _{OZL} , Low Level Output 3-State Leakage Current	10	μA max	
I _{OZH} , High Level Output 3-State Leakage Current	10	μA max	
POWER SUPPLIES			
AVDD1, AVDD2	2.7/3.3	V min/max	See Table 1
DVDD1, DVDD2	2.7/3.3	V min/max	
I _{DD}			

NOTES

1. Operating Temperature Range: -40°C to +85°C. Therefore, T_{MIN} = -40°C and T_{MAX} = +85°C.
2. During power down, the AUXDAC has an output resistance of 30kΩ approximately to AGND.
3. The AUXDAC is capable of sinking a current of 50 μA maximum.




Figure 1. AUXDAC Load Equivalent Circuit

Conditions	Analog (typ)	Internal Current Current (typ)	External Digital Current (typ)	Total Interface Current (max)	BSE Current	ASE	M CLK	Comments ON
ADCs on only	4.5	4.7	2.5	13	1	0	YES	REFOUT Enabled, BSCLK = M CLK
AUXDAC on only	1.1	1.2	0.1	3	0	1	YES	REFOUT Disabled, ASCLK = M CLK/48
REFCAP on only	0.7	0	0	1.1	0	0	NO	REFOUT Disabled
REFCAP and REFOUT on only	1.1	0	0	1.6	0	0	NO	REFOUT Enabled
All Sections Off	0	0.25	0	0.3	0	0	YES	M CLK active levels equal to 0V and DVDD
All Sections Off	0.01	0.09	0	0.12	0	0	NO	D igital inputs static and equal to 0V or DVDD

The above values are in mA.

Table 1. Current Summary (AVDD1 = AVDD2 = DVDD1 = DVDD2 = +3.3V)

Preliminary Information

AD7729 SPECIFICATIONS¹

(AVDD1 = AVDD2 = +5V ± 10%; DVDD1 = DVDD2 = +5V ± 10%; DGND = AGND = 0V, f_{CLK} = 13 MHz; T_A = T_{MIN} to T_{MAX} unless otherwise stated)

Parameter	AD 7729A	Units	Test Conditions/Comments
REFERENCE			
REFCAP			
Absolute Voltage, V _{REFCAP}	1.2	V typ	5VEN = 0 or 1
REFCAP TC	50	ppm/°C typ	0.1μF capacitor required from REFCAP to AGND
REFOUT			
Absolute Voltage, V _{REFOUT}	1.2	V typ	5VEN = 0
REFOUT TC	2.4	V typ	5VEN = 1
	50	ppm/°C typ	0.1μF capacitor required from REFOUT to AGND
ADC CHANNEL SPECIFICATIONS			
Resolution	15	Bits	RxON = 1
ADC Signal Range	2V _{REFCAP}	V _{pp} typ	
V _{BIAS}	V _{REFCAP} /2 to (AVDD - V _{REFCAP} /2)	Volts typ	Differential
	V _{REFCAP} to (AVDD - V _{REFCAP})	Volts typ	Single-Ended
Differential Signal Range	V _{BIAS} ± V _{REFCAP} /2	V typ	For both Positive and Negative Analog Inputs
Single-Ended Signal Range	V _{BIAS} ± V _{REFCAP}	V typ	For Positive analog inputs; Negative analog inputs = V _{BIAS}
Input Sample Rate	13	MSPS	
Output Word Rate	270.83	kH z	
DC Accuracy			
Pre Calibration Offset Error	±20	mV typ	
Post Calibration Offset Error	±5	mV typ	
Post Calibration Offset Error TC	50	μV/°C typ	TC = Temperature Coefficient
Input Resistance (dc)	1.23	MΩ typ	
Input Capacitance	10	pF typ	
Dynamic Specifications			Input Frequency = 67.7 kH z
Dynamic Range	66	dB typ	
Signal to (Noise + Distortion)	60	dB typ	
Gain Error	±1	dB typ	Input Frequency = 67.7 kH z, w.r.t. 1.2 V
	±0.5	dB typ	Input Frequency = 67.7 kH z, w.r.t. V _{REFCAP}
Gain Match Between Channels	±0.2	dB typ	
Filter Settling Time	47	μs typ	
Frequency Response			Does not include Input Anti-Alias RC Circuit
0 - 70 kH z	±0.05	dB typ	
85 kH z	-1	dB typ	
96 kH z	-3.0	dB typ	
135 kH z	-55	dB typ	
>170 kH z	-55	dB typ	
Absolute Group Delay	23	μs typ	
Group Delay Between Channels (0 - 96 kH z)	5	ns typ	
Coding	Two's Complement		
AUXILIARY CONVERTER^{2,3}			AUXDAC5VEN = 1. The AUXDAC can be operated in 3V mode with a 5V power supply by setting AUXDAC5VEN to 0
Resolution	10	Bits	
Output Range			
Code 000	3.45/32*V _{REFCAP}	V	
Offset Error	±50	mV typ	
Code 3FF	3.45V _{REFCAP}	V	
Gain Error	-100/+400	mV typ	
DC Accuracy			
Integral Nonlinearity	±8	LSB typ	
Differential Nonlinearity	±4	LSB typ	Guaranteed Monotonic to 8 Bits
Update Rate	540	kH z typ	
Load Resistance	10	kΩ typ	See Figure 1
Load Capacitance	50	pF typ	See Figure 1
I _{SINK}	50	μA typ	
Full Scale Settling Time	8	μs typ	
LSB Settling Time	2	μs typ	
Coding	Binary		

Preliminary Information

AD7729

Parameter	AD7729A	Units	Test Conditions/Comments
LOGIC INPUTS			
V_{INH} , Input High Voltage	$V_{DD} - 0.8$	V min	
V_{INL} , Input Low Voltage	0.8	V max	
I_{INH} , Input Current	10	μA typ	
C_{IN} , Input Capacitance	10	pF typ	
LOGIC OUTPUTS			
V_{OH} , Output High Voltage	$V_{DD} - 0.4$	V min	$ I_{OUT} \leq 100 \mu A$
V_{OL} , Output Low Voltage	0.4	V max	$ I_{OUT} \leq 100 \mu A$
I_{OZL} , Low Level Output 3-State Leakage Current	10	μA typ	
I_{OZH} , High Level Output 3-State Leakage Current	10	μA typ	
POWER SUPPLIES			
AVDD1, AVDD2	4.5/5.5	V min/max	
DVDD1, DVDD2	4.5/5.5	V min/max	
I_{DD}			See Table 2

NOTES

1. Operating Temperature Range: $-40^{\circ}C$ to $+85^{\circ}C$. Therefore, $T_{MIN} = -40^{\circ}C$ and $T_{MAX} = +85^{\circ}C$.
2. During power down, the AUXDAC has an output resistance of $30k\Omega$ approximately to AGND.
3. The AUXDAC is capable of sinking a current of $50 \mu A$ maximum.

Conditions	Analog	Internal Current	External Digital Current	Total Interface	BSE	ASE Current	M CLK	Comments ON
ADCs on only	14.4	7.5	5	26.9	1	0	YES	REFOUT Enabled, BSCLK = M CLK
AUXDAC on only	1.1	2.5	0.3	3.9	0	1	YES	REFOUT Disabled, ASCLK = M CLK/48
REFCAP on only	1.2	0	0	1.2	0	0	NO	REFOUT Disabled
REFCAP and REFOUT on only	1.6	0	0	1.6	0	0	NO	REFOUT Enabled
All Sections Off	0	0.5	0	0.5	0	0	YES	M CLK active levels equal to 0V and DVDD
All Sections Off	0.05	0.2	0	0.25	0	0	NO	Digital inputs static and equal to 0V or DVDD

The above values are in mA and are typical values.

Table 2. Current Summary (AVDD1 = AVDD2 = DVDD1 = DVDD2 = +5.5V)

Baseband Section	3V Power Supply		5V Power Supply	
	5VEN = 0		5VEN = 0	
V_{REFCAP}	$1.2V \pm 5\%$	1.2V		1.2V
V_{REFOUT}	$1.2V \pm 10\%$	1.2V		2.4V
ADC				
ADC Signal Range		$2V_{REFCAP}$		
V_{BIAS}		$V_{REFCAP}/2$ to $(AVDD1 - V_{REFCAP}/2)$		
Differential Input		V_{REFCAP} to $(AVDD1 - V_{REFCAP})$		
Single-Ended Input				
Signal Range				
Differential		$V_{BIAS} \pm V_{REFCAP}/2$		
Single-Ended		$V_{BIAS} \pm V_{REFCAP}$		

5VEN = 1

Table 3. Receive Section Signal Ranges

Preliminary Information

AD7729

Auxiliary Section	3V Power Supply	5V Power Supply	
AUXDAC	AUXDAC5VEN = 0	AUXDAC5VEN = 0	AUXDAC5VEN = 1
Output Code Code 000 Code 3FF	$2/32 \cdot V_{REFCAP}$ $2V_{REFCAP}$	$2/32 \cdot V_{REFCAP}$ $2V_{REFCAP}$	$3.45/32 \cdot V_{REFCAP}$ $3.45V_{REFCAP}$

Table 4. Auxiliary Section Signal Ranges

TIMING CHARACTERISTICS

AVDD1 = AVDD2 = +3V \pm 10%; DVDD1 = DVDD2 = +3V \pm 10%; AGND = DGND = 0V; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise stated)

Parameter	Limit at $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	Units	Description
AUXILIARY FUNCTIONS			
Clock Signals			
t_1	76	ns min	See Figure 2 MCLK Period
t_2	30.4	ns min	MCLK Width Low
t_3	30.4	ns min	MCLK Width High
t_4	t_1	ns min	ASCLK Period. See Figures 4 & 6
t_5	$0.4 \cdot t_1$	ns min	ASCLK Width Low
t_6	$0.4 \cdot t_1$	ns min	ASCLK Width High
t_{10}	10	ns min	ASDI/ASDIFS Setup Before ASCLK Low
t_{11}	10	ns min	ASDI/ASDIFS Hold After ASCLK Low
t_{12}	15	ns max	ASDOFS Delay From ASCLK High
t_{13}	0	ns min	ASDOFS Hold After ASCLK High
t_{14}	0	ns min	ASDO Hold After ASCLK High
t_{15}	15	ns max	ASDO Delay From ASCLK High
t_{16}	10	ns min	ASDIFS Low to ASDI LSB Read by ASPORT
t_{17}	$t_4 + 15$	ns min	Interval Between Consecutive ASDIFS Pulses
Receive Section			
Clock Signals			
t_7	t_1	ns min	See Figures 5 & 7 BSCLK Period.
t_8	$0.4 \cdot t_1$	ns min	BSCLK Width Low
t_9	$0.4 \cdot t_1$	ns min	BSCLK Width High
t_{18}	10	ns min	BSDI/BSDIFS Setup Before BSCLK Low
t_{19}	10	ns min	BSDI/BSDIFS Hold After BSCLK Low
t_{20}	15	ns max	BSDOFS Delay From BSCLK High
t_{21}	0	ns min	BSDOFS Hold After BSCLK High
t_{22}	0	ns min	BSDO Hold After BSCLK High
t_{23}	15	ns max	BSDO Delay From BSCLK High
t_{24}	10	ns min	BSDIFS Low to ASDI LSB Read by BSPORT
t_{25}	$t_7 + 15$	ns min	Interval Between Consecutive BSDIFS Pulses

ASCLK = MCLK/(2*ASCLKRATE). ASCLKRATE can have a value from 0...1023. When ASCLKRATE = 0, ASCLK = 13 MHz.

BSCLK = MCLK/(2*BSCLKRATE). BSCLKRATE can have a value from 0...1023. When BSCLKRATE = 0, BSCLK = 13 MHz.

Preliminary Information

AD7729 TIMING CHARACTERISTICS

AVDD1 = AVDD2 = +5V \pm 10%; DVDD1 = DVDD2 = +5V \pm 10%; AGND = DGND = 0V; T_A = T_{MIN} to T_{MAX}, unless otherwise stated)

Parameter	Limit at T _A = -40°C to +85°C	Units	Description
AUXILIARY FUNCTIONS			
Clock Signals			
t ₁	76	ns min	See Figure 2 MCLK Period
t ₂	30.4	ns min	MCLK Width Low
t ₃	30.4	ns min	MCLK Width High
t ₄	t ₁	ns min	ASCLK Period. See Figures 4 & 6
t ₅	0.4*t ₁	ns typ	ASCLK Width Low
t ₆	0.4*t ₁	ns typ	ASCLK Width High
t ₁₀	10	ns typ	ASDI/ASDIFS Setup Before ASCLK Low
t ₁₁	10	ns typ	ASDI/ASDIFS Hold After ASCLK Low
t ₁₂	15	ns typ	ASDOFS Delay From ASCLK High
t ₁₃	0	ns typ	ASDOFS Hold After ASCLK High
t ₁₄	0	ns typ	ASDO Hold After ASCLK High
t ₁₅	15	ns typ	ASDO Delay From ASCLK High
t ₁₆	10	ns min	ASDIFS Low to ASDI LSB Read by ASPORT
t ₁₇	t ₄ + 15	ns min	Interval Between Consecutive ASDIFS Pulses
Receive Section			
Clock Signals			
t ₇	t ₁	ns min	See Figures 5 & 7 BSCLK Period.
t ₈	0.4*t ₁	ns typ	BSCLK Width Low
t ₉	0.4*t ₁	ns typ	BSCLK Width High
t ₁₈	10	ns typ	BSDI/BSDIFS Setup Before BSCLK Low
t ₁₉	10	ns typ	BSDI/BSDIFS Hold After BSCLK Low
t ₂₀	15	ns typ	BSDOFS Delay From BSCLK High
t ₂₁	0	ns typ	BSDOFS Hold After BSCLK High
t ₂₂	0	ns typ	BSDO Hold After BSCLK High
t ₂₃	15	ns typ	BSDO Delay From BSCLK High
t ₂₄	10	ns min	BSDIFS Low to BSDI LSB Read by BSPORT
t ₂₅	t ₇ + 15	ns min	Interval Between Consecutive BSDIFS Pulses

ASCLK = MCLK/(2*ASCLKRATE). ASCLKRATE can have a value from 0...1023. When ASCLKRATE = 0, ASCLK = 13 MHz.

BSCLK = MCLK/(2*BSCLKRATE). BSCLKRATE can have a value from 0...1023. When BSCLKRATE = 0, BSCLK = 13 MHz.




Figure 2. Clock Timing





Figure 3. Load Circuit for Timing Specifications

Preliminary Information


AD7729

TIMING DIAGRAMS



* ASCLK is individually programmable in frequency (MCLK/4 shown here).

Figure 4. ASCLK



* BSCLK is individually programmable in frequency (MCLK/4 shown here).

Figure 5. BSCLK




Figure 6. Auxiliary Serial Port ASPORT




Figure 7. Baseband Serial Port BSPORT

NOTE
I = Input, O = Output

Preliminary Information

AD7729 ABSOLUTE MAXIMUM RATINGS¹

(T_A = +25°C unless otherwise stated)

AVDD, DVDD to GND	-0.3V to +7V
AGND to DGND	-0.3V to +0.3V
Digital I/O Voltage to DGND	-0.3V to DVDD + 0.3V
Analog I/O Voltage to AGND	-0.3V to AVDD + 0.3V
Operating Temperature Range	
Industrial (A Version)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	+150°C

ESD SUSCEPTIBILITY

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 volts, which readily accumulate on the human body and on test equipment, can discharge without detection. Although this device features proprietary ESD protection circuitry, permanent damage may still occur on this device if it is subjected to high energy electrostatic discharges. Therefore, proper precautions are recommended to avoid any performance degradation or loss of functionality.

SSOP

Q_{JA} Thermal Impedance.....+122°C/W

Lead Temperature, Soldering

Vapor Phase (60 sec).....+215°C

Infrared (15 sec).....+220°C

NOTES

1Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




ORDERING GUIDE

Model	Temperature Range	Package Option ¹
AD7729ARU	-40°C to +85°C	RU-28

NOTE

¹RU = TSSOP.



PIN CONFIGURATION

Preliminary Information

AD7729

AD7729 PIN FUNCTION DESCRIPTION

Pin

Pin Number	Mnemonic	Function
	M CLK	Master clock input. M CLK is driven from a 13 MHz crystal. The active levels for M CLK are determined by the value of DVDD2.
	RESET B	Active low reset signal. This input resets the entire AD7729 chip, resetting the control registers and clearing the digital filters. The logic input levels (V_{INH} and V_{INL}) for RESET B are determined by the value of DVDD2.

Power Supply

AVDD1	Analog power supply connection for the Rx section and the bandgap reference.
AVDD2	Analog power supply connection for the auxiliary section
AGND	Analog ground connection.
DVDD1	Digital power supply connection.
DVDD2	Digital power supply connection for the serial interface section. This power supply also sets the threshold voltages for RxON, RESET B and M CLK.
DGND	Digital ground connection.

Analog Signal and Reference

IRxP, IRxN	Differential Analog input for I receive channel.
QRxP, QRxN	Differential Analog input for Q receive channel.
AUXDAC	Analog output voltage from the 10-bit auxiliary DAC AUXDAC. This DAC is used for functions such as Automatic Gain Control (AGC). The DAC possesses a register which is accessible via the ASPORT or BSPORT. The DAC may be individually powered down.
REFCAP	A bypass capacitor to AGND of 0.1 μ F is required for the on-chip reference. The capacitor should be fixed to this pin.
REFOUT	Buffered reference output, which has a nominal value of 1.2 V or 2.4 V, the value being dependent on the status of bit 5VEN. A bypass capacitor (to AGND) of 0.1 μ F is required on this pin.

Auxiliary Serial Port (ASPORT)

ASCLK	Serial clock used to clock data or control bits to and from the auxiliary serial port (ASPORT). The frequency of ASCLK is programmable and is equal to the frequency of the master clock (M CLK) divided by an integer number.
ASDI	Serial data input of ASPORT. Both data and control information are inputted on this pin.
ASDIFS	Input Framing signal for ASDI serial transfers.
ASDO	Serial data output of ASPORT. Both data and control information are outputted on this pin. ASDO is in tri-state when no information is being transmitted, thereby allowing external control.
ASDOFS	Output Framing signal for ASDO serial transfers.
ASE	ASPORT enable. When ASE is low, the ASPORT is put into tri-state thereby allowing external control of the serial bus.

Baseband Serial Port (BSPORT)

BSCLK	Output serial clock used to clock data or control bits to and from the baseband serial port (BSPORT). The frequency of BSCLK is programmable and is equal to the frequency of the master clock (M CLK) divided by an integer number.
BSDI	Serial data input of BSPORT. Both data and control information are inputted on this pin.
BSDIFS	Input Framing signal for BSDI serial transfers.
BSDO	Serial data output of BSPORT. Both data and control information are outputted on this pin. BSDO is in tri-state when no information is being transmitted, thereby allowing external control.
BSDOFS	Output Framing signal for BSDO serial transfers.

Preliminary Information

AD7729

BSE

BSPORT enable. When BSE is low, the BSPORT is put into tri-state thereby allowing external control of the serial bus.

ADCs

RxON

Receive section power-on digital input. The receive section is powered up by taking pin RxON high. The receive section can alternatively be powered up by programming bit RxON in baseband control register BCRA. When the powering up/down of the receive section is being controlled by pin RxON, bit RxON should equal zero. Similarly, when the powering up/down of the receive section is being controlled by bit RxON, pin RxON should be tied low. The logic

TERMINOLOGY

Baseband Codec

Absolute Group Delay

Absolute group delay is the rate of change of phase versus frequency, $d\phi/df$. It is expressed in microseconds.

Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the DAC or ADC.

Dynamic Range

Dynamic Range is the ratio of the maximum output signal to the smallest output signal the converter can produce (1 LSB), expressed logarithmically, in decibels ($\text{dB} = 20 \log_{10}(\text{ratio})$). For an N-bit converter, the ratio is theoretically very nearly equal to 2^N (in dB, $20N \log_{10}(2) = 6.02N$). However, this theoretical value is degraded by converter noise and inaccuracies in the LSB weight.

Gain Error

This is a measure of the output error between an ideal DAC and the actual device output with all 1's loaded after offset error has been adjusted out. In the AD 7729, gain error is specified for the auxiliary section.

Gain Matching Between Channels

This is the gain matching between the IRx and QRx channel and is expressed in dBs.

Group Delay Between Channels

This is the difference between the group delay of the I and Q channels and is a measure of the phase matching characteristics of the two.

Integral Nonlinearity

This is the maximum deviation from a straight line passing through the endpoints of the auxiliary DAC transfer function.

Output Rate

This is the rate at which data words are made available (270.833 kHz).

Offset Error

This is the amount of offset, w.r.t. V_{REF} in the auxiliary DAC and is expressed in mVs.

Output Signal Span

This is the output signal range for the auxiliary DAC section.

Sampling Rate

This is the rate at which the modulators on the receive channels sample the analog input.

Settling Time

This is the digital filter settling time in the AD 7729 receive section. On initial power-up or after returning from the power down mode, it is necessary to wait this amount of time to get useful data.

Signal Input Span

The input signal range for the I and Q channels is biased about V_{REF} .

Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the receive channel. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for a sine wave is given by:

Signal to (Noise + Distortion) = $(6.02N + 1.76)$ dB

Preliminary Information

AD7729

input levels (V_{INH} and V_{INL}) for RxON are determined by the value of DVDD2.

FUNCTIONAL DESCRIPTION

Baseband Codec

Receive Section

The receive section consists of I and Q receive channels, each comprising of a simple switched-capacitor filter followed by a 15-bit sigma-delta ADC. On-board digital filters, which form part of the sigma-delta ADCs, also perform critical system-level filtering. Their amplitude and phase response characteristics provide excellent adjacent channel rejection. The receive section is also provided with a low-power sleep mode to place the receive section on standby between receive bursts, drawing only minimal current.

Switched Capacitor Input

The receive section analog front-end is sampled at 13 MHz by a switched-capacitor filter. The filter has a zero at 6.5 MHz as shown in Figure 8a. The receive channel also contains a digital low-pass filter (further details are contained in the following section) which operates at a clock frequency of 6.5 MHz. Due to the sampling nature of the digital filter, the passband is repeated about the operating clock frequency and at multiples of the clock frequency (Figure 8b). Because the first null of the switched-capacitor filter coincides with the first image of the digital filter, this image is attenuated by an additional 30 dBs (Figure 8c), further simplifying the external anti-aliasing requirements (see Figure 9 and Figure 10).

The circuitry of Figure 9 implements first-order low-pass filters with a 3 dB point at 338 kHz; these are the only filters that must be implemented external to the baseband section to prevent aliasing of the sampled signal.

Figure 10 shows the recommended single-ended analog input circuit.

Sigma-Delta ADC

The AD7729 receive channels employ a sigma-delta conversion technique, which provides a high-resolution 15-bit output for both I and Q channels with system filtering being implemented on-chip.

The output of the switched-capacitor filter is continuously sampled at 6.5 MHz (master clock/2), by a charge-balanced modulator, and is converted into a digital pulse train whose duty cycle contains the digital information. Due to the high oversampling rate, which spreads the quantization noise from 0

to 3.25 MHz ($F_s/2$), the noise energy contained in the band of interest is reduced (Figure 13a). To reduce the quantization noise still further, a high-order modulator is employed to shape the noise spectrum, so that most of the noise energy is shifted out of the band of interest (Figure 13b).




Figure 8. a) Switched-Cap Filter Frequency Response. b) Digital Filter Frequency Response. c) Overall System Response of the Receive Channel.




Figure 9. Example Circuit for Differential Input




Figure 10. Example Circuit for Single-Ended Input

Preliminary Information

AD7729




Figure 11. ADC Transfer Function for Differential Operation




Figure 12. ADC Transfer Function for Single-Ended Operation

The digital filter that follows the modulator removes the large out of band quantization noise (Figure 13c), while converting the digital pulse train into parallel 15-bit wide binary data. The 15-bit I and Q data, which is in two's complement format, is made available via a serial port.

Digital Filter

The digital filters used in the AD 7729 receive section carry out two important functions. Firstly, they remove the out of band quantization noise which is shaped by the analog modulator. Secondly, they are also designed to perform system level filtering, providing excellent rejection of the neighbouring channels.

Digital filtering has certain advantages over analog filtering. Firstly, since digital filtering occurs after the A/D conversion process, it can remove noise injected during the conversion process. Analog filtering cannot do this. Secondly, the digital filter combines low passband ripple with a steep roll off, while also maintaining a linear phase response. This is very difficult to achieve with analog filters.

However, analog filtering can remove noise superimposed on the analog signal before it reaches the ADC. Digital filtering cannot do this and noise peaks riding on signals near full-scale have the potential to saturate the analog modulator, even though the average value of the signal is within limits. To alleviate this problem, the AD 7729 has overrange headroom built into the sigma-delta modulator and digital filter which allows overrange excursions of 100 mV.




Figure 13. a) Effect of high Oversampling Ratio.
b) Use of Noise Shaping to Further Improve SNR.
c) Use of Digital Filtering to remove the out of band Quantisation Noise.




Figure 14. Digital Filter Frequency Response

Filter Characteristics

The digital filter is a 288-tap FIR filter, clocked at half the master clock frequency. The 3 dB point is at 96 kHz.

Due to the low-pass nature of the receive filters, there is a settling time associated with step input functions. Output data will not be meaningful until all the digital filter taps have been loaded with data samples taken after the step change. Hence the AD 7729 digital filters have a settling time of 44.7 μ s ($288 \times 2t_1$).

Preliminary Information

AD7729

Receive Offset Calibration

Included in the digital filter is a means by which receive offsets may be calibrated out. Each channel of the digital low-pass filter section has an offset register. The offset register can be made to contain a value representing the dc offset of the preceding analog circuitry. In normal operation, the value stored in the offset register is subtracted from the filter output data before the data appears on the serial output pin. By so doing, dc offsets in the I and Q channels get calibrated out. Auto-calibration or user-calibration can be selected. Internal auto-calibration will remove internal offsets only while user-calibration allows the user to write to the offset register in order to also remove external offsets.

The offset registers have enough resolution to hold the value of any dc offset between ± 150 mV (1/8th of the input range). Offsets larger than ± 150 mV will cause a spurious result due to calibration overrange. However, the performance of the sigma-delta modulators will degrade if full-scale signals with more than 100 mV of offset are experienced. The 10-bit offset register represents a two's complement value. The LSB of the offset registers corresponds to bit 3 of the Rx words while the MSB of the offset registers corresponds to bit 12 of the Rx words (see Figure 15).




Figure 15. Position of the 10-Bit Offset Word

Receive Offset Adjust: Auto-Calibration

If receive auto-calibration is selected, the AD7729 will initiate an auto-calibration routine each time the receive path is brought out of the low-power sleep mode. After RxON is asserted, by taking the RxON bit or the RxON pin high, 36 symbol periods are allowed for the analog and digital circuitry to settle. An internal timer then times out a time equal to RxDELAY1.

When RxDELAY1 has expired, the AD7729 offset calibration routine begins, assuming the RxAUTOCAL bit in control register BCRA is equal to 1. If RxAUTOCAL equals zero, no calibration occurs and T2 in Figure 16 equals zero. In internal auto-calibration mode, the AD7729 internally disconnects the differential inputs from the input pins and shorts the inputs to measure the resulting ADC offset. In external auto-calibration mode, the inputs remain connected to the pins, allowing system offsets along with the AD7729 internal offsets to be evaluated. This is then averaged 16 times to reduce noise and the averaged result is then placed in the offset register. The input to the ADC is then switched back for normal operation and, the analog circuitry and digital filter are permitted to settle. This time period is included in T_{CALIBRATE} which equals 40 x 48 MCLK cycles.




Figure 16. Data Rx Procedure

After calibration is complete, a second timer is started which times out a time equal to RxDELAY2. The range of both RxDELAY1 and RxDELAY2 is 0 to 255 units where each unit equals one bit time. Therefore, the maximum delay time is 255 x 1/270kHz = 941.55 μ s.

As soon as RxDELAY2 has expired, valid output words appear at the output. The Rx data will be 15-bits wide.




Figure 17. ASDO/BSDO in Rx Mode

Receive Offset Adjust: User-Calibration

When user-calibration is selected, the receive offset register can be written to, allowing offsets in the IF/RF demodulation circuitry to be calibrated out also. However, the user is now responsible for calibrating out receive offsets belonging to the AD7729. When the receive path enters the low-power mode, the registers remain valid. After powering up, the first IQ sample pair is output once time has elapsed for both the analog circuitry to settle and also for the output of the digital filter to settle.

Figure 18 shows a flow diagram for calibration of the receive section.

Preliminary Information

AD7729




Figure 18. Receive Offset Adjust

Auxiliary Control Functions

The AD7729 also contains an auxiliary DAC which may be used for AGC. This 10-bit DAC consists of high impedance current sources, designed to operate at very low currents while maintaining its DC accuracy. The DAC is buffered by an output amplifier and allows a load of 10kΩ.

The AUXDAC may be operated with a 3V or 5V power supply. When operated with a 3V power supply, the DAC has a specified output range of $2 \cdot V_{REFCAP}/32$ to $2 \cdot V_{REFCAP}$. When operated with a 5V power supply, the above output range may be used or, alternatively, an output range of $3.45 \cdot V_{REFCAP}/32$ to $3.45 \cdot V_{REFCAP}$ may be used. The output range to be used may be selected by setting bit AUXDAC5VEN in the control register. In 3V mode, the analog output is

$$2V_{REFCAP}/32 + (2V_{REFCAP} - 2V_{REFCAP}/32) \cdot DAC/1023$$

where DAC is the 10-bit digital word loaded into the DAC register.

In 5V mode, the analog output of AUXDAC is

$$3.45V_{REFCAP}/32 + (3.45V_{REFCAP} - 3.45V_{REFCAP}/32) \cdot DAC/1023$$

To perform a conversion, the DAC is firstly powered up using the AUXDACON bit in control register ACRA. After power up, 10 μs are required for the AUXDAC circuitry to settle. The AUXDAC is loaded by writing to register AUXDAC. When the AUXDAC is in power down mode, the AUXDAC register will retain its contents. When the AUXDAC is reset, the AUXDAC register will be set to all zeroes, leading to a voltage of $2 \cdot V_{REFCAP}/32$ on the analog outputs.

Voltage Reference

The reference of the AD7729, REFCAP, is a bandgap reference which provides a low noise, temperature compensated reference to the IQ receive ADCs and the AUXDAC. The reference is also made available on the REFOUT pin.

The reference has a value of 1.2V nominal irrespective of whether a 3V or 5V power supply is used. However, REFOUT, which is a buffered version of REFCAP, can be increased from 1.2V to 2.4V when a 5V power supply is used by setting bit 5VEN to 1.

When the AD7729 is powered down, the reference can be powered down also. Alternatively, by setting bit LP to 1, the reference remains powered up. This is useful as the power up time for the receive section and auxiliary converter is reduced since the reference does not require time to power up and settle.

Baseband and Auxiliary Serial Ports (BSPORT and ASPORT)

Both the baseband and auxiliary SPORTs are DSP compatible serial ports which provide access to the 27 on-chip registers as illustrated in Table 5.

Since some registers are accessible over both the auxiliary and baseband SPORTs, the user can decide which registers will be accessible over which SPORT, this feature providing maximum flexibility for the system designer. The user also has the ability to adjust the frequency of the SCLKs in each SPORT which is useful for power dissipation minimisation. Furthermore, it is possible for the user to access all the ADC and AUXDAC control registers over one SPORT, the other SPORT being disabled by tying its serial port enable (SE) low. This feature is useful when the user has only one SPORT available for communication with the AD7729.

Resetting the AD7729

The pin RESETB resets all the control registers. All registers except ASCLKRATE and BSCLKRATE are reset to zero. On reset, ASCLKRATE and BSCLKRATE are set to 4 so that the frequency of ASCLK and BSCLK is MCLK/8. As well as resetting the control registers using the reset pin, these registers can be reset using the reset bits in the baseband and auxiliary registers. All the auxiliary registers can be reset by taking the bit ARESET in control register ACRB high. The baseband registers can be reset by taking bit BRESET in baseband control register BCRA high. This is illustrated in Table 5. After resetting, the bits ARESET and BRESET will reset to zero. A reset using ARESET or BRESET requires 4 MCLK cycles. The registers ARDADDR, BRDADDR, ASCLKRATE, and BSCLKRATE can only be reset using the reset pin RESETB - these registers cannot be reset using the above mentioned bits. A system reset (using BRESET) requires 8 MCLK cycles.

The functions of the control register bits are summarised in Table 5 to Table 10.

Preliminary Information

AD7729

NAME	R/W	ADDRESS	RESET
Reserved		000000 (0)	Reserved
000001 (1)			
Reserved		000010 (2)	
IRxOFFSET	R/W	000011 (3)	BRESET
QRxOFFSET	R/W	000100 (4)	BRESET
Reserved		000101 (5)	
Reserved		000110 (6)	
RxDelay1	R/W	000111 (7)	BRESET
RxDelay2	R/W	001000 (8)	BRESET
ARDADDR	R/W	001001 (9)	SRESET
BRDADDR	R/W	001010 (10)	SRESET
Reserved	R/W	001011 (11)	
AUXDAC	R/W	001100 (12)	ARESET
Reserved		001101 (13)	
Reserved		001110 (14)	
Reserved		001111 (15)	
Reserved		010000 (16)	
Reserved		010001 (17)	
ACRA	R/W	010010 (18)	ARESET
ACRB	R/W	010011 (19)	ARESET
BCRA	R/W	010100 (20)	BRESET
BCRB	R/W	010101 (21)	BRESET
Reserved	R/W	010110 (22)	
Reserved	R/W	010111 (23)	
Reserved	R/W	011000 (24)	
ASCLKRATE	R/W	011001 (25)	SRESET
BSCLKRATE	R/W	011010 (26)	SRESET

BRESET: Can be reset using pin RESET B or bit BRESET

ARESET: Can be reset using pin RESET B or bit ARESET

SRESET: Only the pin RESET B can reset these registers

Table 5. Baseband and Auxiliary Registers

Bit	Name	Function
BCRA0	Reserved	
BCRA1	RxAUTOCAL	Selects AutoCal when set to 1 and UserCal when set to 0
BCRA2	RxEXTCAL	When set to 1, the Rx calibration operates in external mode i.e. the I and Q analog inputs remain connected to the pins during the Rx autocalibration routine
BCRA3	Reserved	
BCRA4	Reserved	
BCRA5	Reserved	
BCRA6	RxON	Power on for the receive section of the AD 7729
BCRA7	BRESET	Baseband Reset
BCRA8	Reserved	
BCRA9	Reserved	

Table 6. Baseband Control Register A (BCRA)

RxON Pin	RxON Bit	Receive Section
0	0	OFF
0	1	ON
1	0	ON
1	1	ON

Table 7. Receive Section Activation

Bit	Name	Function
BCRB0	Reserved	
BCRB1	5VEN	Enables 5V operating mode in the ADCs
BCRB2	RU	Refout Use
BCRB3	LP	Reference Low Power
BCRB4	RxSPORTSEL	Selects the SPORT which will provide RxDATA when RxON is asserted. When set to 0, the BSPORT is selected and, when set to 1, the ASPORT is selected
BCRB5	Reserved	
BCRB6	Reserved	
BCRB7	REFOUTDIS	Reconfigures the REFOUT pin so that it becomes an input, to which an external reference can be connected
BCRB8	Reserved	
BCRB9	Reserved	

Table 8. Baseband Control Register B (BCRB)

Bit	Name	Function
ACRA0	Reserved	
ACRA1	Reserved	
ACRA2	AUXDACON	Power on for Auxiliary DAC
ACRA3	Reserved	
ACRA4	Reserved	
ACRA5	AUXDAC5VEN	Auxiliary DAC 5V operating mode enable
ACRA6	Reserved	
ACRA7	Reserved	
ACRA8	Reserved	
ACRA9	Reserved	

Table 9. Auxiliary Control Register A (ACRA)

Bit	Name	Function
ACRB0	ARESET	Resets the Auxiliary converter
ACRB1	Reserved	
ACRB2	Reserved	
ACRB3	Reserved	
ACRB4	Reserved	
ACRB5	Reserved	
ACRB6	Reserved	
ACRB7	Reserved	
ACRB8	Reserved	
ACRB9	Reserved	

Table 10. Auxiliary Control Register B (ACRB)

Preliminary Information

Writing over the Baseband (or Auxiliary) SPORT

Writing to and reading from registers via the SPORT involves the transfer of 16 bit words, 10 bits of data and 6 bits of address (with the exception of the Rx data). The frame format is as shown in Figure 19, bit 15 being the first input bit of the frame. The destination of the 10 bit data is determined by the 6 bit destination address as indicated in Figure 19. Note that some registers are read only and, hence, cannot be written to.

Reading over the Baseband (or Auxiliary) SPORT

To read the contents of a register, the address of the appropriate register is written to the read address register, ARDADDR or BRDADDR. The time interval between writing to the read address register and the frame synchronisation signal becoming active equals 4 MCLK cycles. The read address register is 6 bits wide and bits D11 to D6 of the input frame are used to write to this register, bits D12 to D15 being don't cares, as shown in Figure 20. The frame format for reading is identical to that for writing i.e. 10 bits of data followed by 6 address bits corresponding to the source address of the data (with the exception of the Rx data).

Receiving RxDATA

The Rx ADC is activated by taking either the RxON bit or the RxON pin high. In this mode, Rx data is automatically outputted on the SDO pin of the SPORT at a word rate of 270 kHz for each of I and Q, after a delay of $T1 + T2 + T3$ (see Figure 16). The data format is I followed by Q. The AD7729 will output 16 bits of data, the 15 bit I or Q word, which is in two's complement format, and a flag bit. This flag bit (LSB) distinguishes between the I and Q words, the bit being at 0 when the word being outputted is an I word while this bit is at 1 when the output is a Q word.

When RxON is taken high, the serial clock will have a frequency of 13 MHz, irrespective of the value in the clock rate register. When the AD7729 is ready to output Rx data, an output frame synchronisation signal is generated and the Rx data is outputted automatically on the SDO pin, an I and Q word being outputted every 48 MCLK cycles (see Figure 17). Data can be outputted on the ASPORT or the BSPORT, bit RxSPORTSEL in control register BCRB being used to select the SPORT. Rx data can be received on one SPORT only, the user cannot interchange from one SPORT to the other.

Microcomputer/Microprocessor Interfacing

The AD7729 has a standard serial interface which allows the user to interface the part to several DSPs. In all cases, the AD7729 operates as the master with the DSP acting as the slave. The device provides its own serial clock.

AD7721 to ADSP-21xx Interface

PowerDown

Each section of the AD7729 can be powered down. The Rx ADCs and the auxiliary DAC can be powered down individually by setting the appropriate bits in the control registers. When each section is powered up, time must be allowed so that the analog and digital circuitry can settle and, also, time is needed for the reference REFCAP to power up.

To reduce this power up time, bit LP can be set to 1 so that when the ADCs and DAC are powered down, the reference REFCAP remains powered up by setting bit LP to 1.

Therefore, because the reference is powered up, the time needed for circuitry to settle when a section is powered up is reduced considerably since the reference does not require time to power up and settle.

When all sections of the AD7729 are powered down, including the reference, the MCLK is stopped after 64 clock periods following the detection of the low power state. The MCLK reactivates when the AD7729 is communicated with i.e. the SPORTs are activated, RxON is taken high, etc.

Grounding and Layout

Since the analog inputs to the AD7729 are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent Common-Mode Rejection of the part will remove common-mode noise on these inputs. The analog and digital supplies of the AD7729 are independent and separately pinned out to minimise coupling between analog and digital sections of the device. The digital filters following the ADCs will provide rejection of broadband noise on the power supplies, except at integer multiples of the modulator sampling frequency. The digital filters also remove noise from the analog inputs provided the noise source does not saturate the analog modulator. However, because the resolution of the AD7729 ADCs is high and the noise levels from the AD7729 are so low, care must be taken with regard to grounding and layout.

The printed circuit board which houses the AD7729 should be designed so that the analog and digital sections are separated and confined to certain sections of the board. This facilitates the use of ground planes which can be separated easily. A minimum etch technique is generally best for ground planes as it gives the best shielding. Digital and analog ground planes should only be joined in one place. If the AD7729 is the only device requiring an AGND to DGND connection, then the ground planes should be connected at the AGND and DGND pins of the AD7729. If the AD7729 is in a system where multiple devices require AGND to DGND connections, the connection should still be made at one point only, a star ground point which should be established as close as possible to the AD7729.

Avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7729 to avoid noise coupling. The power supply lines to the AD7729 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply lines. Fast switching signals like clocks should be shielded with digital ground to avoid radiating noise to other sections of the board and clock signals should never be run near the analog inputs. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes while signals are placed on the other side.

Good decoupling is important when using high speed devices. All analog and digital supplies should be decoupled to AGND

Preliminary Information

AD7729

and DGND respectively with 0.1 μ F ceramic capacitors in parallel with 10 μ F tantalum capacitors. To achieve the best from these decoupling capacitors, they should be placed as close as possible to the device, ideally right up against the device. In systems where a common supply voltage is used to drive both the AVDD and DVDD of the AD7729, it is recommended that the system's AVDD supply be used. This supply should have the recommended analog supply decoupling between the AVDD pins of the AD7729 and AGND and the recommended digital supply decoupling capacitors between the DVDD pins and DGND.